View IDT7240105_4533769.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CMOS PARALLEL FIFO 64 x 4 and 64 x 5
IDT72401 IDT72403
FEATURES:
* * * * * * * * * * * * * * * *
First-ln/First-Out Dual-Port memory 64 x 4 organization (IDT72401/72403) RAM-based FIFO with low falI-through time Low-power consumption -- Active: 175mW (typ.) Maximum shift rate -- 45MHz High data output drive capability Asynchronous and simultaneous read and write Fully expandable by bit width Fully expandable by word depth IDT72403 have Output Enable pin to enable output data High-speed data communications applications High-performance CMOS technology Available in CERDIP, plastic DIP and SOIC Military product compliant to MlL-STD-883, Class B Standard Military Drawing #5962-86846 and 5962-89523 is listed on this function. Industrial temperature range (-40C to +85C) is available (plastic packages only)
DESCRIPTION:
The IDT72401 and IDT72403 are asynchronous high-performance First-ln/First-Out memories organized 64 words by 4 bits. The IDT72403 also
has an Output Enable (OE) pin. The FlFOs accept 4-bit data at the data input (D0-D3). The stored data stack up on a first-in/first-out basis. A Shift Out (SO) signal causes the data at the next to last word to be shifted to the output while all other data shifts down one location in the stack. The Input Ready (IR) signal acts like a flag to indicate when the input is ready for new data (IR = HIGH) or to signal when the FIFO is full (IR = LOW). The IR signal can also be used to cascade multiple devices together. The Output Ready (OR) signal is a flag to indicate that the output remains valid data (OR = HIGH) or to indicate that the FIFO is empty (OR = LOW). The OR can also be used to cascade multiple devices together. Width expansion is accomplished by logically ANDing the IR and OR signals to form composite signals. Depth expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The IR pin of the receiving device is connected to the SO pin of the sending device and the OR pin of the sending device is connected to the Shift In (SI) pin of the receiving device. Reading and writing operations are completely asynchronous allowing the FIFO to be used as a buffer between two digital machines of widely varying operating frequencies. The 45MHz speed makes these FlFOs ideal for highspeed communication and controller applications. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.
FUNCTIONAL BLOCK DIAGRAM
SI IR
INPUT CONTROL LOGIC
WRITE POINTER WRITE MULTIPLEXER
OUTPUT ENABLE
OE (IDT72403 only)
D0-3
DATA IN
MEMORY ARRAY
DATA IN
Q0-3
MR
MASTER RESET
READ MULTIPLEXER READ POINTER
MASTER RESET
SO OR
2747 drw01
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
1
(c) 2005 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
OCTOBER 2005
DSC-2747/10
IDT72401/72403 CMOS PARALLEL FIFO 64 x 4, 64 x 5
MILITARY AND COMMERCIAL TEMPERATURE RANGES
PIN CONFIGURATIONS
IDT72401/IDT72403
NC/OE(1) IR SI D0 D1 D2 D3 GND
1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9
Vcc SO OR Q0 Q1 Q2 Q3 MR
2747 drw 02
PLASTIC DIP (P16-1, ORDER CODE: P) CERDIP (D16-1, ORDER CODE: D) SOIC (SO16-1, ORDER CODE: SO) TOP VIEW
NOTE: 1. Pin 1: NC - No Connection IDT72401, OE - IDT72403
ABSOLUTE MAXIMUM RATINGS(1)
Symbol VTERM TSTG IOUT Rating Terminal Voltage with Respect to GND Storage Temp. DC Output Current Commercial -0.5 to +7.0 -55 to +125 -50 to +50 Military -0.5 to +7.0 -65 to +150 -50 to +50 Unit V C mA
RECOMMENDED OPERATING CONDITIONS
Symbol VCC GND VIH VIL(1) TA TA Parameter Supply Voltage Commercial/Military Supply Voltage Input High Voltage Input High Voltage Operating Temperature Commercial Operating Temperature Military Min. 4.5 0 2.0 -- 0 -55 Typ. 5.0 0 -- -- -- -- Max. 5.5 0 -- 0.8 70 125 Unit V V V V C C
NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
NOTE: 1. 1.5V undershoots are allowed for 10ns once per cycle.
DC ELECTRICAL CHARACTERISTICS
(Commercial: VCC = 5.0V 10%, TA = 0C to +70C; Military: VCC = 5.0V 10%, TA = -55C to +125C)
IDT72401 IDT72403 Commercial fIN = 45, 35, 25, 15, 10 MHz Symbol IIL IIH VOL VOH IOS(1) IHZ(2) ILZ(2) ICC(3,4) Parameter Low-Level Input Current High-Level Input Current Low-Level Output Voltage High-Level Output Voltage Output Short-Circuit Current HIGH Impedance Output Current LOW Impedance Output Current Active Supply Current Test Conditions VCC = Max., GND VI VCC VCC= Max., GND VI VCC VCC= Min., IOL = 8mA VCC= Min., IOH = -4mA VCC= Max., VO = GND VCC= Max., VO = 2.4V VCC= Max., VO = 0.4V VCC= Max., f = 10MHz Min. -10 -- -- 2.4 -20 -- -20 -- Max. -- 10 0.4 -- -110 20 -- 35 IDT72401 IDT72403(5) Military fIN = 35, 25, 15, 10 MHz Min. -10 -- -- 2.4 -20 -- -20 -- Max. -- 10 0.4 -- -110 20 -- 45 Unit A A V V mA A A mA
NOTES: 1. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Guaranteed but not tested. 2. IDT72403 only. 3. Tested with outputs open (IOUT = 0). OE is HIGH for IDT72403. 4. For frequencies greater than 10MHz, ICC = 35mA + (1.5mA x [f -10MHz]) commercial, and ICC = 45mA + (1.5mA x [f -10MHz]) military. 5. Military availability for IDT72403 is 10MHz, 35MHz. IDT72401 is available for all MHz.
2
IDT72401/72403 CMOS PARALLEL FIFO 64 x 4, 64 x 5
MILITARY AND COMMERCIAL TEMPERATURE RANGES
OPERATING CONDITIONS
(Commercial: VCC = 5.0V 10%, TA = 0C to +70C; Military: VCC = 5.0V 10%, TA = -55C to +125C)
Commercial IDT72401L45 IDT72403L45 Min. Max. 9 -- 11 0 13 9 11 20 10 3 13 0 -- -- -- -- -- -- -- -- -- -- IDT72401L35 IDT72403L35 Min. Max. 9 -- 17 0 15 9 17 25 10 3 15 0 -- -- -- -- -- -- -- -- -- -- Commercial and Military(5) IDT72401L25 IDT72401L15 IDT72403L25 IDT72403L15 Min. Max. Min. Max. 11 -- 11 -- 24 0 20 11 24 25 10 5 20 0 -- -- -- -- -- -- -- -- -- -- 25 0 30 11 25 25 25 5 30 0 -- -- -- -- -- -- -- -- -- -- IDT72401L10 IDT72403L10 Min. Max. 11 -- 30 0 40 11 25 30 35 5 30 0 -- -- -- -- -- -- -- -- -- --
Symbol tSIH (1) tSIL tIDS tIDH tSOH (1) tSOL tMRW tMRS tSIR tHIR tSOR (4)
Parameter Shift in HIGH Time Shift in LOW TIme Input Data Set-up Input Data Hold Time Shift Out HIGH Time Shift Out LOW Time Master Reset Pulse Master Reset Pulse to SI Data Set-up to IR Data Hold from IR Data Set-up to OR HIGH
Figure 2 2 2 2 5 5 8 8 4 4 7
Unit ns ns ns ns ns ns ns ns ns ns ns
AC ELECTRICAL CHARACTERISTICS
(Commercial: VCC = 5.0V 10%, TA = 0C to +70C; Military: VCC = 5.0V 10%, TA = -55C to +125C)
Commercial IDT72401L45 IDT72403L45 Min. Max. -- -- -- -- -- -- 5 -- -- -- -- -- -- -- 9 9 45 18 18 45 18 19 -- 19 30 25 25 20 12 12 -- -- IDT72401L35 IDT72403L35 Min. Max. -- -- -- -- -- -- 5 -- -- -- -- -- -- -- 9 9 35 18 20 35 18 20 -- 20 34 28 28 20 15 12 -- -- Commercial and Military(5) IDT72401L25 IDT72401L15 IDT72403L25 IDT72403L15 Min. Max. Min. Max. -- -- -- -- -- -- 5 -- -- -- -- -- -- -- 11 11 25 21 28 25 19 34 -- 34 40 35 35 25 20 15 -- -- -- -- -- -- -- -- 5 -- -- -- -- -- -- -- 11 11 15 35 40 15 35 40 -- 40 65 35 35 35 30 25 -- -- IDT72401L10 IDT72403L10 Min. Max. -- -- -- -- -- -- 5 -- -- -- -- -- -- -- 11 11 10 40 45 10 40 55 -- 55 65 40 40 40 35 30 -- --
Symbol fIN tIRL
(1) (1)
Parameter Shift In Rate Shift In to Input Ready LOW Shift In to Input Ready HIGH Shift Out Rate Shift Out to Output Ready LOW Shift Out to Output Ready HIGH Output Data Hold (Previous Word) Output Data Shift (Next Word) Data Throughput or "Fall-Through" Master Reset to OR LOW Master Reset to IR HIGH Master Reset to Data Output LOW
Figure 2 2 2 5 5 5 5 5 4, 7 8 8 8 9 9 4 7
Unit MHz ns ns MHz ns ns ns ns ns ns ns ns ns ns ns ns
tIRH
fOUT tORL (1) tORH tODH tODS tPT tMRORL tMRIRH tMRQ tOOE
(3) (3,4) (1)
Output Valid from OE LOW Output High-Z from OE HIGH Input Ready Pulse HIGH Output Ready Pulse HIGH
tHZOE tIPH
(2,4) (2,4)
tOPH
NOTES: 1. Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1F directly between VCC and GND with very short lead length is recommended. 2. This parameter applies to FIFOs communicating with each other in a cascaded mode. IDT FIFOs are guaranteed to cascade with other IDT FIFOs of like speed grades. 3. IDT72403 only. 4. Guaranteed by design but not currently tested. 5. Military availability for IDT72403 is 10MHz, 35MHz. IDT72401 is available for all MHz.
3
IDT72401/72403 CMOS PARALLEL FIFO 64 x 4, 64 x 5
MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC TEST CONDITIONS
Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load GND to 3.0V 3ns 1.5V 1.5V See Figure 1
ALL INPUT PULSES:
3.0V GND
90% 10% 90% 10%
<3ns
<3ns
2747 drw 04
5V 1.1K
CAPACITANCE
(TA = +25C, f = 1.0MHz)
Symbol CIN COUT Parameter Input Capacitance Output Capacitance Conditions VIN = 0V VOUT = 0V Max. 5 7 Unit pF pF
OUTPUT 560 30pF*
2747 drw 05
NOTE: 1. Characterized values, not currently tested.
or equivalent circuit Figure 1. AC Test Load
*Including scope and jig
SIGNAL DESCRIPTIONS INPUTS:
DATA INPUT (D0-3) Data input lines. The IDT72401 and IDT72403 have a 4-bit data input.
INPUT READY (IR) When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW the FIFO is unavailable for new input data. IR is also used to cascade many FlFOs together, as shown in Figures 10 and 11. OUTPUT READY (OR) When Output Ready is HIGH, the output (Q0-3) contains valid data. When OR is LOW, the FIFO is unavailable for new output data. OR is also used to cascade many FlFOs together, as shown in Figures 10 and 11. OUTPUT ENABLE (OE) (IDT72403 ONLY) Output enable is used to read FIFO data onto a bus. OE is active LOW.
CONTROLS:
SHIFT IN (SI) Shift In controls the input of the data into the FIFO. When SI is HIGH, data can be written to the FIFO via the D0-3 lines. SHIFT OUT (SO) Shift Out controls the output of data of the FIFO. When SO is HIGH, data can be read from the FIFO via the Data Output (Q0-3) lines. MASTER RESET (MR) Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a MR. MR is active LOW.
OUTPUTS:
DATA OUTPUT (Q0-3) Data Output lines. The IDT72401 and IDT72403 have a 4-bit data output.
4
IDT72401/72403 CMOS PARALLEL FIFO 64 x 4, 64 x 5
MILITARY AND COMMERCIAL TEMPERATURE RANGES
FUNCTIONAL DESCRIPTION
The 64 x 4 FIFO is designed using a dual port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift In (Sl) control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable (OE) provides the capability of three-stating the FIFO outputs. FIFO RESET The FIFO must be reset upon power up using the Master Reset (MR) signal. This causes the FlFO to enter an empty state, signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs (Q0-3) will be LOW. DATA INPUT Data is shifted in on the LOW-to-HlGH transition of Shift In (Sl). This loads input data into the first word location of the FIFO and causes Input Ready (IR) to go LOW. On the HlGH-to-LOW transition of SI, the write pointer is moved to the next word position and IR goes HIGH, indicating the readiness to accept new data. If the FIFO is full, IR will remain LOW until a word of data is shifted out.
DATA OUTPUT Data is shifted out on the HlGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, OR will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FlFOs output when it is empty. When the FIFO is not empty, OR goes LOW on the LOW-to-HIGH transition of SO. Previous data remains on the output until the HIGH-to-LOW transition of SO). FALL THROUGH MODE The FIFO operates in a fall-through mode when data gets shifted into an empty FIFO. After a fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH. Fall-through mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO, a location is available for new data. After a fall-through delay, the Input Ready (IR) goes HIGH. If Shift In (SI) is HIGH, the new data can be written to the FIFO. Since these FlFOs are based on an internal dual-port RAM architecture with separate read and write pointers, the fall-through time (tPT) is one cycle long. A word may be written into the FIFO on a clock cycle and can be accessed on the next clock cycle.
1/fIN tSIH SI tSIL
1/fIN
tIRH IR tIDS INPUT DATA
2747 drw 06
tIDH
tIRL
Figure 2. Input Timing
SI
(7)
(2)
(4)
(1)
IR
(3)
(5) (6)
INPUT DATA
STABLE DATA
2747 drw 07
NOTES: 1. IR HIGH indicates space is available and a SI pulse may be applied. 2. Input Data is loaded into the first word. 3. IR goes LOW indicating the first word is full. 4. The write pointer is incremented. 5. The FIFO is ready for the next word. 6. If the FIFO is full then the IR remains LOW. 7. SI pulses applied while IR is LOW will be ignored (see Figure 4).
Figure 3. The Mechanism of Shifting Data Into the FIFO
5
IDT72401/72403 CMOS PARALLEL FIFO 64 x 4, 64 x 5
(2)
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SO
(3)
SI tPT
(4)
(5)
tIPH tSIR
IR
(1)
tHIR STABLE DATA
2747 drw 08
INPUT DATA
NOTES: 1. FIFO is initially full. 2. SO pulse is applied. 3. SI is held HIGH. 4. As soon as IR becomes HIGH the Input Data is loaded into the FIFO. 5. The write pointer is incremented. SI should not go LOW until (tPT + tIPH).
Figure 4. Data is Shifted In Whenever Shift In and Input Ready are Both HIGH
tSOH SO
1/fOUT tSOL
(2)
1/fOUT
tORH OR
(1)
tODH
tODS
tORL B-DATA C-DATA
2747 drw 09
OUTPUT DATA
A-DATA
NOTES: 1. This data is loaded consecutively A, B, C. 2. Data is shifted out when SO makes a HIGH to LOW transition.
Figure 5. Output TIming
SO
(7)
(2)
(4)
(1)
OR
(3) A or B
(5) (6)
OUTPUT DATA
A- DATA
B- DATA
2747 drw 10
NOTES: 1. OR HIGH indicates that data is available and a SO pulse may be applied. 2. SO goes HIGH causing the next step. 3. OR goes LOW. 4. The read pointer is incremented. 5. OR goes HIGH indicating that new data (B) is now available at the FIFO outputs. 6. If the FIFO has only one word loaded (A DATA) then OR stays LOW and the A DATA remains unchanged at the outputs. 7. SO pulses applied when OR is LOW will be ignored.
Figure 6. The Mechanism of Shifting Data Out of the FIFO
6
IDT72401/72403 CMOS PARALLEL FIFO 64 x 4, 64 x 5
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SI
SO tPT OR
(1)
tOPH tSOR
DATA OUTPUT
NOTE: 1. FIFO initially empty.
DATA VALID
2747 drw 11
Figure 7. tPT and tOPH Specification
tMRW MR tMRIRH IR OR tMRS SI tMRQ DATA OUTPUT
NOTE: 1. Worst case, FIFO initially full.
2747 drw 12
(1) (1)
tMRORL
Figure 8. Master Reset Timing
OE tHZOE DATA OUT
NOTE: 1. High-Z transitions are referenced to the steady-state VOH -500mV and VOL +500mV levels on the output. tHZOE is tested with 5pF load capacitance instead of 30pF as shown in Figure 1.
2747 drw 13
tOOE
Figure 9. Output Enable Timing, IDT72403 Only
SHIFT IN INPUT READY DATA IN
SI IR D0 D1 D2 D3
MR
OR SO Q0 Q1 Q2 Q3
SI IR D0 D1 D2 D3
MR
OR SO Q0 Q1 Q2 Q3
OUTPUT READY SHIFT OUT DATA OUT
2747 drw 14
MR
NOTE: 1. FIFOs can be easily cascaded to any desired path. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.
Figure 10. 128 x 4 Depth Expansion
7
IDT72401/72403 CMOS PARALLEL FIFO 64 x 4, 64 x 5
MILITARY AND COMMERCIAL TEMPERATURE RANGES
IR SI D0 D1 D2 D3
MR
SO OR Q0 Q1 Q2 Q3
IR SI D0 D1 D2 D3
MR
SO OR Q0 Q1 Q2 Q3
IR SI D0 D1 D2 D3
MR
SO OR Q0 Q1 Q2 Q3
SHIFT OUT
COMPOSITE INPUT READY
IR SI D0 D1 D2 D3
MR
SO OR Q0 Q1 Q2 Q3
IR SI D0 D1 D2 D3
MR
SO OR Q0 Q1 Q2 Q3
IR SI D0 D1 D2 D3
MR
SO OR Q0 Q1 Q2 Q3
COMPOSITE OUTPUT READY
SHIFT IN
IR SI D0 D1 D2 D3
MR
SO OR Q0 Q1 Q2 Q3
IR SI D0 D1 D2 D3
MR
SO OR Q0 Q1 Q2 Q3
IR SI D0 D1 D2 D3
MR
SO OR Q0 Q1 Q2 Q3 MR
2747 drw 15
NOTES: 1. When the memory is empty, the last word will remain on the outputs until the MR is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid. 2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs. 3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will appear at the output after a fall-through time. OR will go HIGH for one internal cycle (at least tORL) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW. 4. When the MR is brought LOW, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the MR goes HIGH, the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the MR is ended, IR will go HIGH, but the data in the inputs will not enter the memory until SI goes HIGH. 5. FIFOs are expandable on depth and width. However, in forming wider words, two external gates are required to generate composite Input and OR flags. This is due to the variation of delays of the FIFOs.
Figure 11. 192 x 12 Depth and Width Expansion
8
ORDERING INFORMATION
IDT XXXXX Device Type X Power X Speed X Package X Process/ Temperature Range Blank B Commercial (0C to+70C) Military (-55C to+125C) Compliant to MIL-STD-883, Class B Plastic DIP 300 mil, P16-1 CERDIP 300 mil, D16-1 Small Outline IC SOIC, SO16-1 Commercial Only Commercial and Military Commercial and Military>72401 only Commercial and Military>72401 only Commercial and Military Low Power 64 x 4 FIFO 64 x 4 FIFO
2747 drw 16
P D SO 45 35 25 15 10 L 72401 72403
Shift Frequency (fs) Speed in MHz
NOTE: 1. Industrial temperature range is available by special order.
DATASHEET DOCUMENT HISTORY
07/10/2003 pgs. 2, 3, and 9. 10/27/2005 pgs. 1- 9. CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com
9
for Tech Support: 408-360-1753 email: FIFOhelp@idt.com

▲Up To Search▲

Price & Availability of IDT7240105

	To Download IDT7240105 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .